



Diff Outputs to IFO

3M157515-ND
P1

OutputN1	80	79	OutputP1
OutputN3	78	77	OutputP3
OutputN5	76	75	OutputP5
OutputN7	74	73	OutputP7
OutputN6	72	71	OutputP6
OutputN8	70	69	OutputP8
OutputN2	68	67	OutputP2
OutputN4	66	65	OutputP4
OutputN9	62	61	OutputP9
OutputN11	60	59	OutputP11
OutputN13	58	57	OutputP13
OutputN15	56	55	OutputP15
OutputN14	54	53	OutputP14
OutputN16	52	51	OutputP16
OutputN10	50	49	OutputP10
OutputN12	48	47	OutputP12
OutputN17	46	45	OutputP17
OutputN19	44	43	OutputP19
OutputN21	42	41	OutputP21
OutputN23	38	37	OutputP23
OutputN22	36	35	OutputP22
OutputN24	34	33	OutputP24
OutputN18	32	31	OutputP18
OutputN20	30	29	OutputP20
OutputN25	26	25	OutputP25
OutputN27	24	23	OutputP27
OutputN29	22	21	OutputP29
OutputN31	20	19	OutputP31
OutputN30	18	17	OutputP30
OutputN32	16	15	OutputP32
OutputN26	14	13	OutputP26
OutputN28	12	11	OutputP28
CLK_O_N	10	9	CLK_O_P
CLK_E_N	6	5	CLK_E_P
TRG_N	4	3	TRG_P
TRG_N	2	1	TRG_P

PSOE-080PT-1R1EA

AGND

Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V

OutputP1	A1_P
OutputN1	A1_N
OutputP2	A2_P
OutputN2	A2_N
OutputP3	A3_P
OutputN3	A3_N
OutputP4	A4_P
OutputN4	A4_N
OutputP5	A5_P
OutputN5	A5_N
OutputP6	A6_P
OutputN6	A6_N
OutputP7	A7_P
OutputN7	A7_N
OutputP8	A8_P
OutputN8	A8_N
OutputP9	A1_P
OutputN9	A1_N
OutputP10	A2_P
OutputN10	A2_N
OutputP11	A3_P
OutputN11	A3_N
OutputP12	A4_P
OutputN12	A4_N
OutputP13	A5_P
OutputN13	A5_N
OutputP14	A6_P
OutputN14	A6_N
OutputP15	A7_P
OutputN15	A7_N
OutputP16	A8_P
OutputN16	A8_N
OutputP17	A1_P
OutputN17	A1_N
OutputP18	A2_P
OutputN18	A2_N
OutputP19	A3_P
OutputN19	A3_N
OutputP20	A4_P
OutputN20	A4_N
OutputP21	A5_P
OutputN21	A5_N
OutputP22	A6_P
OutputN22	A6_N
OutputP23	A7_P
OutputN23	A7_N
OutputP24	A8_P
OutputN24	A8_N
OutputP25	A1_P
OutputN25	A1_N
OutputP26	A2_P
OutputN26	A2_N
OutputP27	A3_P
OutputN27	A3_N
OutputP28	A4_P
OutputN28	A4_N
OutputP29	A5_P
OutputN29	A5_N
OutputP30	A6_P
OutputN30	A6_N
OutputP31	A7_P
OutputN31	A7_N
OutputP32	A8_P
OutputN32	A8_N
CLK_O_P	CLK_O_P
CLK_O_N	CLK_O_N
CLK_E_P	CLK_E_P
CLK_E_N	CLK_E_N
TRG_P	TRG_P
TRG_N	TRG_N
CLK_O_P	CLK_O_P
CLK_O_N	CLK_O_N
CLK_E_P	CLK_E_P
CLK_E_N	CLK_E_N
TRIGout_P	TRIGout_P
TRIGout_N	TRIGout_N


DACS

Analogs
LD32_Analog.SchDoc

POWER


Power Supplies
LD32_Power.SchDoc

Input Clock Buffers




FPGA

FPGA
LD32_FPGA.SchDoc




Config Switches




Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	DAC Proto Top Sheet	
Size: B	DCC D2200368	Rev: 2
Date: 1/28/2025	Time: 10:43:49 AM	Sheet: 1 of 17
File: LD32_TOP.SchDoc		Drawn By: M. Pirello, D. Siag


Control Voltage Monitor




Phase Detector




Optional LVPECL-LVDS Translator



Vectron VCO



3.0V Reference



Voltage Legend:
 SW+2V = 2V from switcher
 SW+4V = 4V from switcher
 +/- 7V step down from +/- 10V switcher

DAC Power:
 AVCC, 3.3V = Power Reference for DAC
 VCCA, 3.3V = Digital Power for DAC
 DVDD, 1.2V Core = Digital Core for DAC

Phase Power:
 +7V Power from front end power.
 VREF-PH = 3.0V Reference for Phase Detector



FPGA Power:
 AVCC1V8 = XADC VCC
 VCC3V3 = VCC
 VCC2V5 = FPGA 2.5V dpwr LVDS Power
 VCC1V8 = VDD = VCCAUX
 VCC1V0 = VCCINT = VCCBRAM
 VREG = 5.1V Linear from FPGA Power

PCle
 AVTT = 1.2V
 AVCC = 1.0V

Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	VCO & Phase Detector	
Size: B	DCC D2200368	Rev: 2
Date: 1/28/2025	Time: 10:43:49 AM	Sheet: 2 of 17
File: LD32_PHASE.SchDoc		Drawn By: M. Pirello, D. Siag



Power Top Sheet



Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power:
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector


FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCle
AVTT = 1.2V
AVCC = 1.0V


Project LIGO DAC 32				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title Power Top						
Size: B	DCC	D2200368	Rev: 2			
Date: 1/28/2025	Time: 10:43:49 AM	Sheet: 3	of 17	DrawnBy: M. Pirello, D. Siag		
File: LD32_Power.SchDoc						




DAC Linear Power Supplies




AVCC 3.3V



DVDD 1.2V Core



VCCA 3.3V



LT3045-1 Configs:
VCCA3V3
Vset = Iset * Rset = 100uA * Rset
Rs = 33k
Vset = 33k * 100uA = 3.3V
PGFB:
Vset = 3.3V; RGP2 = 100k
Vset = 0.3 * (1 + RGP2/RPG1)
RPG1 = RGP2 / (Vset/0.3V - 1)
100k / (3.3V/0.3V - 1) = 10k < 11k

LT3045-1 Configs:
DVDDL1V2:
Vset = Iset * Rset = 100uA * Rset
Rs = 12.1k
Vset = 12.1k * 100uA = 1.21V
PGFB:
Vset = 1.2V; RGP1 = 50k
Vset = 0.3 * (1 + RGP2/RPG1)
RPG2 = (Vset/0.3V - 1) * 50k
RPG2 = (1.2/0.3 - 1) * 50k = 150k > 133k

Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC 3.3V = Power Reference for DAC
VCCA 3.3V = Digital Power for DAC
DVDDL 1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector

FPGA Power:
AVCC1V8 = XADC VCC
VCCA3V3 = VCC
VCCA2V5 = FPGA 2.5V dpmr LVDS Power
VCCA1V8 = VCCAUX
VCCA1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCle
AVTT = 1.2V
AVCC = 1.0V

SENSE
SENS_33_P → SENS_33_P
SENS_33_N → SENS_33_N
SENS_25_P → SENS_25_P
SENS_25_N → SENS_25_N
SENS_18_P → SENS_18_P
SENS_18_N → SENS_18_N
SENS_10_P → SENS_10_P
SENS_10_N → SENS_10_N
SENS_120x_P → SENS_120x_P
SENS_120x_N → SENS_120x_N
SENS_120b_P → SENS_120b_P
SENS_120b_N → SENS_120b_N
SENS_VCCA3.3V → SENS_VCCA3.3V
SENS_AVCC3.3V → SENS_AVCC3.3V
SENS_DVDDL1.2V → SENS_DVDDL1.2V
SENS_AVCC → SENS_AVCC
SENS_AVTT → SENS_AVTT
SENS_+7 → SENS_+7
SENS_-7_N → SENS_-7_N
SENS_-7_P → SENS_-7_P

POWER GOOD
PG_VCCA3.3V → PG_VCCA3.3V
PG_AVCC3.3V → PG_AVCC3.3V
PG_DVDDL1.2V → PG_DVDDL1.2V
PG_SW+2V → PG_SW+2V
PG_SW+4V → PG_SW+4V
PWRGOOD → PG_FPGA
PG_SW+8V → PG_SW+8V
PG_SW-8V → PG_SW-8V
PG-7 → PG_L-7V
PG+7 → PG_L+7V

Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	Linear Supplies	
Size: B	DCC D2200368	Rev: 2
Date: 1/28/2025	Time: 10:43:49 AM	Sheet: 4 of 17
File: LD32_Linear1.SchDoc		Drawn By: M. Pirello, D. Siag



Switched FPGA Power

ADP505x Configs

FB1 - 1.8V 12.7k, 10k, 4.7uH

FB2 - 1.0V 10k, 40k, 3.3uH

FB3 - 2.5V 21.5k, 10k, 2.2uH

FB4 - 3.3V 31.6k, 10k, 2.2uH

FB5 - 1.8V 5k, 1.91k

Legend

VCC = 3.3V (digital voltage)

VDD = 1.8V (digital voltage)

VCCINT = 0.95V (fpga internal)

VCCAUX = 1.8V (fpga internal)

VCCADC :

AVCC1V8

RESULTS



Power Up Config

1st - VCC1V0

2nd - VCC1V8

3rd - VCC3V3



4th & 5th VCC2V5 & AVCC1V8



VCC Bridge



VDD Bridge



Project <i>LIGO DAC 32</i>			 <i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>FPGA Supply</i>			
Size: B	DCC D2200368	Rev: 2	
Date: 1/28/2025	Time: 10:43:49 AM	Sheet: 5 of 17	
File: LD32_PowerFPGA.SchDoc			Drawn By: M. Pirello, D. Siag



Project <i>LIGO DAC 32</i>				 <i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>Bipolar Analog Supply</i>				
Size: B	DCC D2200368	Rev: 2		
Date: <i>1/28/2025</i>	Time: <i>10:43:49 AM</i>	Sheet: 6 of 17	DrawnBy: <i>M. Pirello, D. Siag</i>	
Title: <i>L1D32: Bipolar1a SchlDoc</i>				



B



D




A

B

Front End Power +/- 7V
 QC per channel 5.5mA * 64 = 352mA so single supplies are sufficient
 DVDD 1.2V 128 * 4 = 512mA > 500mA so two supplies
 VCCA 3.3V one supply
 AVDD 1.8V one supply
 AVCC_R 3.3V 90*4 = 360mA one supply
 AVCC_L 3.3V 90*4 = 360mA one supply
 VDD_R, VDD_L 3.3V 128 per DAC * 4 = 512mA > 500mA is two supplies

JTAG and SPI Flash

VDD is 1.8V for this design



100 MHz Program Clock

AUX Input Clock Buffers

JTAG Header

Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector

FPGA Power:
AVCC1V8 = XADC VCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpmr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCB RAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V

Project	LIGO DAC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	JTAG & SPI Flash			
Size:	B	DCC	D2200368	Rev: 2
Date:	1/28/2025	Time:	10:43:49 AM	Sheet: 9 of 17
File:	LD32_FLASH.SchDoc	Drawn By: M. Pirello, D. Siag		





INA210 configuration
VCC = VCC2 = 3.3V
Vout = (1 x 10mohm) * 200
I = Vout / (200 * 10mohm)

12.5mOhm sense R
2A range
Gain 200 V/V

















Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC3.3V = Power Reference for DAC
VCCA3.3V = Digital Power for DAC
DVDD1.2V Core = Digital Core for DAC


















Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector


FPGA Power:
AVCC1V8 = XADC VCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V




Project	LIGO DAC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	XADC	
Size	B	DCC D2200368
Date	1/28/2025	Time: 10:43:48 AM
File	LD32_XADC.SchDoc	Sheet: 10 of 17
		Drawn By: M. Pirello, D. Siag





3.0V COM Reference



FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power


PCIe
AVTT = 1.2V
AVCC = 1.0V

Parts Checked for = Value and Consistency

Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>		
Sheet Title <i>DAC Top</i>					
Size: B	DCC D2200368	Rev: 2			
Date: <i>1/28/2005</i>	Time: <i>10:43:50 AM</i>	Sheet: <i>12</i> of <i>17</i>	DrawnBy: <i>M. Pirello, D. Siag</i>		
File: <i>LD32_Analog_SchDor</i>					



DAC Overview



Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector


FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V


Project LIGO DAC 32				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title DAC Overview						
Size: B	DCC	D2200368	Rev: 2			
Date: 1/28/2025	Time: 10:43:50 AM		Sheet: 13 of 17	DrawnBy: M. Pirello, D. Siag		
File: LD32_Outputs.SchDoc						




DAC Inputs



DAC



Core Power



Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
±/- 7V step down from ±/- 10V switcher

DAC Power
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V

Parts Checked for = Value and Consistency

Clock lines and reset could be shared in principle.


You also routed more lines than we really need.

1 fast clock (LVDS, SN65LVDS104 for FO)
1 BCLK
1 LRCLK
4 D lines
2 I2C lines
is needed per DAC.


There will be a difference between Artix-7 and Artix Ultrascale with later only supporting 1.8V.

Daniel

Main Clock



DAC Outputs



Project <i>LIGO DAC 32</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title <i>DAC</i>				
Size: B	DCC D2200368	Rev: 2		
Date: <i>1/28/2025</i>	Time: <i>10:43:50 AM</i>	Sheet: <i>14 of 17</i>		
File: <i>LD32_DAC.SchDoc</i>			Drawn By: <i>M. Pirello, D. Siag</i>	

LIGO Laboratory
California Institute of Technology
Massachusetts Institute of Technology
National Science Foundation



A



C







D

Parts Checked for =Value and Consistency





ChassisTimingInterfacePCIe
LD32_PCIe SchDoc

PCIe Power



LT3045-1 Configs:
AVCC:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 12.1k$
 $V_{set} = 12.1k * 100\mu A = 1.21V$
PGFB:
 $V_{set} = 1.2V$; $RPG1 = 50k$
 $V_{set} = 0.3 * (1 + RPG2/RPG1)$
 $RPG2 = (V_{set}/0.3V - 1) * 50k$
 $RPG2 = (1.2/0.3 - 1) * 50k = 150k > 133k$
AVTT:
 $V_{set} = I_{set} * R_{set} = 100\mu A * R_{set}$
 $R_s = 10k$
 $V_{set} = 10k * 100\mu A = 1.0V$
PGFB:
 $V_{set} = 1.0V$; $RPG1 = 50k$
 $V_{set} = 0.3 * (1 + RPG2/RPG1)$
 $RPG2 = (V_{set}/0.3V - 1) * 50k$
 $RPG2 = (1.0/0.3 - 1) * 50k = 116k > 100k$





parts Checked for Value and Consistency
2201 parts need to be hand sorted

- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCL_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCL_Express_CEM_r2.0.pdf, nor implemented in this template.

Project <i>LIGO DAC 32</i>			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation LIGO	
Sheet Title <i>PCIe Interface</i>				
Size: B	DCC D2200368	Rev: 2		
Date: 1/28/2025	Time: 10:43:50 AM	Sheet: 16 of 17		
File: LD32 PCIe HL SchDoc		DrawnBy: M. Pirello, D. Sigg		



PCIe 4x Slot



Voltage Legend:
SW+2V = 2V from switcher
SW+4V = 4V from switcher
+/- 7V step down from +/- 10V switcher

DAC Power
AVCC_3.3V = Power Reference for DAC
VCCA_3.3V = Digital Power for DAC
DVDD_1.2V Core = Digital Core for DAC

Phase Power:
+7V Power from front end power.
VREF-PH = 3.0V Reference for Phase Detector

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM
VREG = 5.1V Linear from FPGA Power

PCIe
AVTT = 1.2V
AVCC = 1.0V

Project LIGO DAC 32			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title PCIe				
Size: B	DCC	D2200368	Rev: 2	
Date: 1/28/2025	Time: 10:43:50 AM	Sheet: 17 of 17	Drawn By: M. Pirello, D. Siag	
File: LD32_PCIe.SchDoc				



111.15

106.65

178.00

LIGO
D2200368
LIGO DAC32
rev 2

