


Control Voltage Monitor



Power Usage (343mW)
 AD7685 $2.5V \times 50\mu A = <1mW$
 2x OP284FS $20\mu A \times 5V \times 2 = 200mW$
 2x SN74LVC74APWR $10\mu A \times 3.3V \times 2 = <1mW$
 SN74LVC1G00 $10\mu A \times 3.3V = >1mW$
 2x SN65LVD100 $25mA \times 3.3V = 82.5mW$
 ADR4525 $950\mu A \times 5V = 4.75mW$
 OCXO = n/a

Voltage Legend:
 SW+2V5 = 2.5V from switcher
 SW+6V = 6V from switcher


ADC Power
 AVDD1V8 = 1.8V ADC apwr
 DVDD1V8 = 1.8V ADC dpwr
 AVDD5V0 = 5V ADC apwr
 DVDD5V0 = 5V ADC dpwr

Phase Power:
 DVDD5V0 > P1_5V0
 DVDD5V0 > P2_5V0


FPGA Power:
 AVCC1V8 = XADCVCC
 VCC3V3 = VCC
 VCC2V5 = FPGA 2.5V dpwr LVDS Power
 VCC1V8 = VDD = VCCAUX
 VCC1V0 = VCCINT = VCCBRAM

PCIe
 AVTT = 1.2V
 AVCC = 1.0V


Phase Detector



Vectron VCO




2.5V Reference



Optional LVPECL-LVDS Translator

Project	LIGO ADC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	VCO & Phase Detector			
Size:	B	DCC	D2300400	Rev: 2
Date:	2/4/2026	Time:	12:09:42 PM	Sheet: 2 of 17
File:	AD32_PHASE.SchDoc	Drawn By: M. Pirello, D. Siag		












ANALOG1

ANALOG2

ANALOG3

ANALOG4



Power Usage (504mW)
OP284FS 20mA * 5V = 100mW
LTC6655 7.5mA * 15V = 112mW
SI53365-B-GT 150mA * 1.8V = 270mW
SN65LVD12 8mA * 3.3V = 22mW


Voltage Legend:
SW+2V5 = 2.5V from switcher
SW+6V = 6V from switcher

ADC Power
AVDD1V8 = 1.8V ADC apwr
DVDD1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr

Phase Power:
DVDD5V0 = > P1_5V0
DVDD5V0 = > P2_5V0





FPGA Power:
AVCC1V8 = XADC VCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCle
AVTT = 1.2V
AVCC = 1.0V



Project	LIGO ADC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	Converter Prototype Analog Inputs			
Size: B	DCC D2300400	Rev: 2		
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 4 of 17	Drawn By: M. Pirello, D. Siag	
File: AD32_Inputs.SchDoc				





ADC INFORMATION
AD4134BCPZ is compatible with prior version AD7134BCPZ
Max Current Requirements, there are 8 chips
AVDD5 - 11mA * 8 = 88mA Max
DVDD5 - 44.8mA * 8 = 358mA
AVDD1V8 - 81mA * 8 = 648mA
DVDD1V8 - 105.5mA * 8 = 844mA
IOVDD - 3.17mA * 8 = 25.4mA
CLKVDD - 3.53mA * 8 = 28.3mA

Supplies
AVDD5 needs one
DVDD5 needs one
AVDD1V8 needs two
DVDD1V8 needs two

Power Usage (3.2266W)
AVDD5 = 88mA * 5V = 440mW
DVDD5 = 358mA * 5V = 1.8W
AVDD1V8 = 648mA * 1.8V = 1.17W
DVDD1V8 = 844mA * 1.8V = 1.52W
IOVDD = 25.4mA * 1.8V = 45.7mW
CLKVDD 28.3mA * 1.8V = 50.9mW

Voltage Legend:
SW+2V5 = 2.5V from switcher
SW+6V = 6V from switcher

ADC Power
AVDD1V8 = 1.8V ADC apwr
DVDD1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr

Phase Power:
DVDD5V0 = > P1_5V0
DVDD5V0 = > P2_5V0

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCIe
AVTT = 1.2V
AVCC = 1.0V



Power Dissipation
12.5V in 4.096V Reference, drop of 8.4V
5.25mA current per ADC or 42mA total
400mW total, 200mW per OPAMP

Max Output Current of OP284 is 10mA at
+/-15V supply.



Required input current of each ADC is 5.25mA,
probably an issue here.

Project LIGO ADC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Converter Prototype ADC			
Size: B	DCC D2300400	Rev: 2	
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 5 of 17	Drawn By: M. Pirello, D. Siag
File: AD32_Conv.SchDoc			





Power Usage ()
OPA1612AID(32) 23V*3.6mA*2*32 = 5.15W
THP210 (32) 23V*950uA*32 = 670mW
ADA4084-2ACPZ-R7(32) 23V*2*32*0.565mA=831mW




COM VCOM

Project LIGO ADC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Converter ADC Front End			
Size: B	DCC D2300400	Rev: 2	
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 6 of 17	Drawn By: M. Pirello, D. Siag
File: AdcDaughterFrontEnd.SchDoc			





Power Top Sheet




Voltage Legend:
SW+2V5 = 2.5V from switcher
SW+6V = 6V from switcher

ADC Power
AVDD1V8 = 1.8V ADC apwr
DVDD1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr

Phase Power:
DVDD5V0 = > P1_5V0
DVDD5V0 = > P2_5V0

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCle
AVTT = 1.2V
AVCC = 1.0V




Project LIGO ADC 32				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title Power Top						
Size: B	DCC	D2300400	Rev: 2			
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 7	of 17	DrawnBy: M. Pirello, D. Sigg		
File: AD32_Power.SchDoc						




ADC Linear Power Supplies


DVDD 5.0V




AVDD 1.8V



DVDD 1.8V



AVDD 5.0V



SENSE

SENS_33_P → SENS_33_P
SENS_33_N → SENS_33_N

SENS_25_P → SENS_25_P
SENS_25_N → SENS_25_N

SENS_18_P → SENS_18_P
SENS_18_N → SENS_18_N

SENS_10_P → SENS_10_P
SENS_10_N → SENS_10_N

SENS_120x_P → SENS_120x_P
SENS_120x_N → SENS_120x_N

SENS_120b_P → SENS_120b_P
SENS_120b_N → SENS_120b_N

SENS_DVDD1V8 → SENS_DVDD1V8
SENS_DVDD5V0 → SENS_DVDD5V0
SENS_AVDD1V8 → SENS_AVDD1V8
SENS_AVDD5V0 → SENS_AVDD5V0

SENS_AVCC → SENS_AVCC
SENS_AVTT → SENS_AVTT

• SENS_+15
• SENS_-15
• SENS_-15_N
• SENS_-15_P

Voltage Legend:
SW+2V5 = 2.5V from switcher
SW+6V = 6V from switcher

ADC Power:
AVDDL1V8 = 1.8V ADC apwr
DVDDL1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr

Phase Power:
DVDD5V0 = > P1_5V0
DVDD5V0 = > P2_5V0

FPGA Power:
AVCC1V8 = XADC VCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCle
AVTT = 1.2V
AVCC = 1.0V

POWER GOOD


PG_AVDDL1V8 → PG_AVDDL1V8
PG_AVDD5V0 → PG_AVDD5V0
PG_DVDDL1V8 → PG_DVDDL1V8
PG_DVDD5V0 → PG_DVDD5V0
PG_SW+2V5 → PG_SW+2.5V
PG_SW+6V → PG_SW+6V
PWRGOOD → PG_FPGA
PG_SW+16V → PG_SW+16V
PG_SW-16V → PG_SW-16V
PG-15V → PG_L-15V
PG+15V → PG_L+15V

LT3045-1 Configs:
VCC5V0
Vset = Iset * Rset = 100uA * Rset
Rs = 50k
Vset = 50k * 100uA = 5.0V
PGFB:
Vset = 5.0V ; RPG1 = 22k
5.0V = 0.3V * (1 + RPG2/22k)
(5.0V/0.3V - 1) * 22k = RPG2
RPG2 < 345k

LT3045-1 Configs:
VDDL1V8:
Vset = Iset * Rset = 100uA * Rset
Rs = 9k * 2 (two supplies)
Vset = 9k * 2 * 100uA = 1.8V
PGFB:
Vset = 1.8V ; RPG1 = 22k
1.8V = 0.3V * (1 + RPG2/22k)
(1.8V/0.3V - 1) * 22k = RPG2
RPG2 < 110k



Project	LIGO ADC 32		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	Linear Supplies		
Size: B	DCC D2300400	Rev: 2	
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 8 of 17	Drawn By: M. Pirello, D. Siag
File: AD32_Linear1.SchDoc			





VCC = 3.3V (digital voltage)
VDD = 1.8V (digital voltage)
VCCINT = 0.95V (fpga internal)
VCCAUX = 1.8V (fpga internal)
VCCADC = 1.8V (ADC ref voltage)
AVCC1V8

1st - VCC1V0
2nd - VCC1V8
3rd - VCC3V3
4th & 5th VCC2V5 & AVCC1V8



VCC VCC3V3

VDD VCC1V8

Voltage Legend:
 SW+2V5 = 2.5V from switcher
 SW+6V = 6V from switcher

ADC Power:
 AVDD1V8 = 1.8V ADC apwr
 DVDD1V8 = 1.8V ADC dpwr
 AVDD5V0 = 5V ADC apwr
 DVDD5V0 = 5V ADC dpwr

Phase Power:
 DVDD5V0 = > P1_5V0
 DVDD5V0 = > P2_5V0

FPGA Power:
 AVCC1V8 = XADCVCV
 VCC3V3 = VCC
 VCC2V5 = FPGA 2.5V dpwr LVDS Power
 VCC1V8 = VDD = VCCAUX
 VCC1V0 = VCCINT = VCCBRAM

PCle
 AVTT = 1.2V
 AVCC = 1.0V

POWER GOOD

- PG_AVDD1V8
- PG_AVDD5V0
- PG_DVDD1V8
- PG_DVDD5V0
- PG_SW+2V5
- PG_SW+6V
- PG_SW+16V
- PG_SW-15V
- PG+15V

POWER

SENSE

PG

Project LIGO ADC 32

Sheet Title FPGA Supply

Rev 1

Rev 2

Rev 3

Rev 4

Rev 5

Rev 6

Rev 7

Rev 8

Rev 9

Rev 10

Rev 11

Rev 12

Rev 13

Rev 14

Rev 15

Rev 16

Rev 17

Rev 18

Rev 19

Rev 20

Rev 21

Rev 22

Rev 23

Rev 24

Rev 25

Rev 26

Rev 27

Rev 28

Rev 29

Rev 30

Rev 31

Rev 32

Rev 33

Rev 34

Rev 35

Rev 36

Rev 37

Rev 38

Rev 39

Rev 40

Rev 41

Rev 42

Rev 43

Rev 44

Rev 45

Rev 46

Rev 47

Rev 48

Rev 49

Rev 50

Rev 51

Rev 52

Rev 53

Rev 54

Rev 55

Rev 56

Rev 57

Rev 58

Rev 59

Rev 60

Rev 61

Rev 62

Rev 63

Rev 64

Rev 65

Rev 66

Rev 67

Rev 68

Rev 69

Rev 70

Rev 71

Rev 72

Rev 73

Rev 74

Rev 75

Rev 76

Rev 77

Rev 78

Rev 79

Rev 80

Rev 81

Rev 82

Rev 83

Rev 84

Rev 85

Rev 86

Rev 87

Rev 88

Rev 89

Rev 90

Rev 91

Rev 92

Rev 93

Rev 94

Rev 95

Rev 96

Rev 97

Rev 98

Rev 99

Rev 100

Rev 101

Rev 102

Rev 103

Rev 104

Rev 105

Rev 106

Rev 107

Rev 108

Rev 109

Rev 110

Rev 111

Rev 112

Rev 113

Rev 114

Rev 115

Rev 116

Rev 117

Rev 118

Rev 119

Rev 120

Rev 121

Rev 122

Rev 123

Rev 124

Rev 125

Rev 126

Rev 127

Rev 128

Rev 129

Rev 130

Rev 131

Rev 132

Rev 133

Rev 134

Rev 135

Rev 136

Rev 137

Rev 138

Rev 139

Rev 140

Rev 141

Rev 142

Rev 143

Rev 144

Rev 145

Rev 146

Rev 147

Rev 148

Rev 149

Rev 150

Rev 151

Rev 152

Rev 153

Rev 154

Rev 155

Rev 156

Rev 157

Rev 158

Rev 159

Rev 160

Rev 161

Rev 162

Rev 163

Rev 164

Rev 165

Rev 166

Rev 167

Rev 168

Rev 169

Rev 170

Rev 171

Rev 172

Rev 173

Rev 174

Rev 175

Rev 176

Rev 177

Rev 178

Rev 179

Rev 180

Rev 181

Rev 182

Rev 183

Rev 184

Rev 185

Rev 186

Rev 187

Rev 188

Rev 189

Rev 190

Rev 191

Rev 192

Rev 193

Rev 194

Rev 195

Rev 196

Rev 197

Rev 198

Rev 199

Rev 200

Rev 201

Rev 202

Rev 203

Rev 204

Rev 205

Rev 206

Rev 207

Rev 208

Rev 209

Rev 210

Rev 211

Rev 212

Rev 213

Rev 214

Rev 215

Rev 216

Rev 217

Rev 218

Rev 219

Rev 220

Rev 221

Rev 222

Rev 223

Rev 224

Rev 225

Rev 226

Rev 227

Rev 2

AON6816 (Alpha & Omega)
MOSFET 2N-CH 30V 17A 8DFN (5x6)


SI7904BDN-T1-E3 (Vishay)
MOSFET 2N-CH 20V 6A PPAK 1212

Project <i>LIGO ADC 32</i>			<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>	
Sheet Title <i>FPGA Supply</i>				
Size: B	DCC D2300400	Rev: 2		
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 9 of 17		
File: AD32_PowerFPGA_SchDoc				
			<i>Drawn By: M. Pirella, D. Siag</i>	





DAC Switcher



Voltage Legend:
SW+2V5 = 2.5V from switcher
SW+6V = 6V from switcher

ADC Power
AVDD1V8 = 1.8V ADC apwr
DVDD1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr

Phase Power:
DVDD5V0 = > P1_5V0
DVDD5V0 = > P2_5V0

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCIe
AVTT = 1.2V
AVCC = 1.0V

LT8582EDKD Configs:
+6V
RFBX = (Vout-1.204V)/83.3uA
RFBX = (6V-1.204V)/83.3uA
RFBX = 57.6k
RT = 76k (1MHz)
C1 > 1uF
4uH < Ltyp < 22uH
COUT > 33uF

+2.5V
RFBX = (Vout-1.204V)/83.3uA
RFBX = (2.5V-1.204V)/83.3uA
RFBX = 15.6k
RT = 76k (1MHz)
C1 > 1uF
2.3uH < Ltyp < 12.6uH
COUT > 45uF

- SENSE
- SENS_33_P
- SENS_33_N
- SENS_25_P
- SENS_25_N
- SENS_18_P
- SENS_18_N
- SENS_10_P
- SENS_10_N
- SENS_120x_P
- SENS_120x_N
- SENS_120b_P
- SENS_120b_N
- SENS_DVDD1V8
- SENS_DVDD5V0
- SENS_AVDD1V8
- SENS_AVDD5V0

- SENS_AVCC
- SENS_AVTT

- SENS_+15
- SENS_-15
- SENS_-15_N
- SENS_-15_P

- POWER GOOD
- PG_AVDD1V8
 - PG_AVDD5V0
 - PG_DVDD1V8
 - PG_DVDD5V0
 - PG_SW+2V5
 - PG_SW+6V
 - PWRGOOD
 - PG_FPGA
 - PG_SW+16V
 - PG_SW-16V
 - PG_L-15V
 - PG+15V
 - PG_L+15V

Project	LIGO ADC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title	Dual Analog Supply		
Size: B	DCC D2300400	Rev: 2	
Date: 2/4/2026	Time: 12:09:42 PM	Sheet: 11 of 17	
File: AD32_Bipolar2.SchDoc		Drawn By: M. Pirello, D. Siag	



INA210 configuration
VCC = VCC2 = 3.3V
Vout = (I x 10mohm) * 200
I = Vout / (200 * 10mohm)

12.5mOhm sense R
2A range
Gain 200 V/V
















Voltage Legend:
SW+2V5=2.5V from switcher
SW+6V=6V from switcher

ADC Power
AVDD1V8 = 1.8V ADC apwr
DVDD1V8 = 1.8V ADC dpwr
AVDD5V0 = 5V ADC apwr
DVDD5V0 = 5V ADC dpwr


Phase Power:
DVDD5V0 => P1_5V0
DVDD5V0 => P2_5V0

FPGA Power:
AVCC1V8 = XADCVCC
VCC3V3 = VCC
VCC2V5 = FPGA 2.5V dpwr LVDS Power
VCC1V8 = VDD = VCCAUX
VCC1V0 = VCCINT = VCCBRAM

PCIe
AVTT = 1.2V
AVCC = 1.0V



Project	LIGO ADC 32	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	XADC	
Size	B	DCC D2300400 Rev: 2
Date	2/4/2026	Time: 12:09:42 PM
File	AD32_XADC.SchDoc	Sheet: 14 of 17 DrawnBy: M.Pirello, D.Siag





PCIe 4x Slot

